Abstract-The switching behavior of semiconductor devices responds to charge/discharge phenomenon of terminal capacitance in the device. The differential capacitance in a semiconductor device varies with the applied voltage in accordance with the depleted region thickness. This study develops a C-V characterization system for high-voltage power transistors (e.g., MOSFET, insulated gate bipolar transistor, and JFET), which realizes the selective measurement of a specified capacitance from among several capacitances integrated in one device. Three capacitances between terminals are evaluated to specify device characteristics-the capacitance for gate-source, gate-drain, and drain-source. The input, output, and reverse transfer capacitance are also evaluated to assess the switching behavior of the power transistor in the circuit. Thus, this paper discusses the five specifications of a C-V characterization system and its measurement results. Moreover, the developed C-V characterization system enables measurement of the transistor capacitances from its blocking condition to the conducting condition with a varying gate bias voltage. The measured C-V characteristics show intricate changes in the low-bias-voltage region, which reflect the device structure. The monotonic capacitance change in the high-voltage region is attributable to the expansion of the depletion region in the drift region. These results help to understand the dynamic behavior of high-power devices during switching operation.
of large currents. High-frequency switching enables minimization of bulky passive components and provides control functionality. The power switching device is the key component in realizing this; therefore, development efforts focus on a power device with a high breakdown voltage, low forward voltage drop, and fast switching capability [1]- [3] .
As a result, an Si-insulated gate bipolar transistor (IGBT) has been developed and improved to meet these requirements [4] , [5] . Recently, a superjunction structure of Si power MOS-FET was proposed to realize a high breakdown voltage using a p-n junction and fast switching capability by majority carriers [6] [7] [8] . In addition to the Si-based power device, widebandgap semiconductor power devices have been researched and developed to realize lower loss, higher voltage breakdown, and faster switching with a thin voltage blocking layer. SiC and GaN devices are good examples [3] , [7] , [9] [10] [11] [12] [13] [14] [15] [16] [17] [18] [19] [20] [21] .
The capacitance between the terminals of a power device affects its switching behavior, because it must be charged and discharged during turn-off and turn-on operations [22] , [23] . The capacitance of a power device increases as the thickness of the voltage blocking layer is decreased to minimize conduction resistance. The capacitance varies widely with the applied bias voltage because of depletion in the voltage blocking layer. Therefore, it is necessary to quantify the capacitance between the terminals of the power device as well as the capacitance's voltage dependency. One method is to estimate the capacitance value with finite-element (FE) device simulation and validate it with circuit simulation or experiments [24] [25] [26] . However, this approach requires a detailed device structure, dimensions, and process parameters. Another method is to characterize the capacitances experimentally. However, there is no commercial product that is able to measure the terminal capacitance of a high-voltage power device by applying the bias voltage up to its rated value. JEDEC [27] and IEC [28] standardized the capacitance measurement between the terminals of a power device with a capacitance bridge, but no actual configuration or circuit topology for the measurements are provided. Elferich et al. [26] measured the C-V characteristics of a power MOSFET and validated the FE device simulation; however, the measurement setup is not clearly described and the applied voltage was low (0 ≤ V ds ≤ 20, −10 ≤ V gs ≤ 0). Therefore, the authors developed a C-V measurement system for high-voltage power devices. Funaki et al. [29] and [30] presented the C-V measurement system for high-voltage power diodes with evolving [31] and clarified the punch-through structure of SiC Schottky barrier diodes (SBDs) from the measured results. This study develops a C-V measurement system for gate-controlled, high-voltage power devices, e.g., power MOSFET, JFET, and IGBT. There are three terminals in a single device, and five specifications of the measurement circuit are presented to measure the capacitance between gate-source (C gs ), gate-drain (C gd ), and drainsource (C ds ), and to measure input (C iss ), output (C oss ), and reverse transfer (C rss = C gd ) capacitances. The capacitances C gs , C ds , and C ds are measured to clarify the device structure and physical behavior, and C iss , C oss , and C rss are used to estimate their influence on circuit operation.
The developed measurement circuit can apply a bias voltage between drain and source, and simultaneously to the gate with reference to the source potential. Thus, the circuit can measure the C-V characteristics for both normally OFF and normally ON devices [32] . Also, it enables measurement of the capacitances from the blocking condition to the conducting condition with varying gate bias voltage. For instance, an IGBT is a high-voltage power device, and its measurements illustrate the physical phenomenon occurring in the device, which depends on the applied drain (collector) and gate bias voltage.
II. CAPACITANCE OF A POWER DEVICE AND MEASUREMENT CIRCUIT
This section examines the makeup of the capacitive component in a power transistor when assuming a planar gate device structure and a vertical drift region-type double-diffusion MOS-FET (VDMOSFET) [3] . Further, the paper discusses a circuit for measuring the capacitance between the power device terminals; the circuit can apply a bias voltage between the drain and the source, and the gate and the source, up to the rated voltage of the device. Fig. 1(a) shows the cross section of one cell in a VDMOS-FET chip. The main dielectrics for inducing capacitance in the cell are the depletion layer formed in the semiconductor and the gate oxides. The capacitances arising from the gate oxide have a constant value, irrespective of the voltage applied across it. However, the capacitance arising from the depletion layer, which is formed in the semiconductor, changes with the applied voltage across it, where the capacitance is treated as a differential capacitance dQ/dV . Here, dQ denotes the charge depleted to the incremental bias voltage dV . The capacitance components that reside in the VDMOSFET are integrated into the terminal capacitances C gs , C gd , and C ds , when seen from the terminal of the electrode in a discrete device, as shown in Fig. 1(b) . These terminal capacitances are configured by the capacitive components shown in Fig. 1(a) as
A. Terminal Capacitance of VDMOSFET
Here, C m is the capacitance between the gate electrode and the source electrode across the gate oxide, C oxs is the capacitance of the gate electrode and source n + region, C oxc is the capacitance of the gate electrode and the top surface of the p region under the gate, C oxd is the capacitance of the gate electrode and top surface of the drain region across the gate oxide, C gdj is the capacitance of the depletion region for the drain under the gate, and C dsj is the capacitance of the depletion region for the drain under the source.
The combination of terminal capacitances in the power device determines circuit operation. The input capacitance is the equivalent capacitance when the transistor is seen from the gate terminal to drive the gate; it can be expressed as C iss = C gs + C gd . The reverse transfer capacitance (C rss ) is the same as C gd . It induces the well-known Miller effect and deteriorates the gate driving response because of the effectively increased capacitance by the multiplier factor of device transconductance [22] . The output capacitance corresponds to the capacitance seen from the drain terminal, and its charge/discharge operation by the drain current affects the main circuit response. It can be expressed as C oss = C ds + C gd . Thus, five capacitance specifications are needed to characterize the device. Fig. 2 shows the circuit for measuring C gs . This circuit can perform four-terminal (Kelvin sense) measurements-H pot and L pot (for detecting the small ac voltage of the measurement signal) and H cur and L cur (for detecting the current of the measurement signal). The four measurement terminals are connected to an LCR meter or impedance analyzer.
B. C gs Measurement Circuit
C1 and C2 block the bias gate voltage, transferring only the ac measurement signal from terminals H pot and H cur . These blocking capacitors enable application of the gate-source bias voltage (V gs ), and the circuit measures the capacitance characteristics related to channel condition, such as accumulation, depletion, and inversion. Moreover, the blocking capacitance enables the measurement of C gs for a normally ON device by applying a gate voltage and making the device channel operate in the blocking condition. The voltage source V gs and V ds impose the dc bias voltage, and the C-V characteristics are measured by sweeping one of them. The ac measurement signal at the source terminal is blocked by L1 (because of its high impedance at the operating frequency); therefore, it is transferred to terminals L cur and L pot . L1 shorts the source terminal to dc ground and establishes the dc bias voltages V gs and V ds at the device terminals with reference to ground potential. Diodes D1-D12 and ZD1-ZD4 provide protection. The RC circuit at the voltage source input and the monitor output constitute a low-pass filter to block the measurement signal, and apply and measure the dc bias voltage. C7 shorts the drain terminal when measuring an ac frequency and blocks dc from the measurement. This circuit has two groups of blocking capacitors for the drain and source terminals to ensure ground potential at the source terminal. C1 and C2 block the dc bias voltage of V ds , and C7 and C8 block the dc bias voltage of V gs . The capacitances transfer the ac measurement signal from H cur and H pot to L cur and L pot , respectively. The source terminal is directly grounded, and the capacitance component in the device related to the source terminal is excluded from the measurement. The dc bias voltages V ds and V gs are applied and monitored through the RC filter. Fig. 4 shows the circuit diagram for measuring C ds . C1 and C2 block the dc bias voltage V ds and transfer the ac measurement signal from H cur and H pot terminals. The dc bias voltages V ds and V gs are applied and monitored through the RC filter circuit. Inductor L1, connected to the source terminal, blocks the measurement ac signal and transfers it to L cur and L pot . However, it shorts the source terminal to dc ground and helps establish the dc bias voltage with reference to the source terminal. C6, connected to the gate terminal, blocks the dc voltage and establishes the dc potential of the gate terminal, but shorts ac signals to ground. Therefore, the capacitive component connected to the gate terminal is excluded from the measurement since it is shunted to the ground.
D. C ds Measurement Circuit

E. C iss Measurement Circuit
Fig . 5 shows the circuit diagram for measuring the input capacitance C iss . This circuit differs from the former measurement circuits in that it measures the combined capacitance of C gs and C gd , which have different dc potentials for the drain and source. C1, C2, C7, and C8 block the dc bias voltages of V ds and V gs , and transfer the ac measurement signal from H cur and H pot to L cur and L pot , respectively. The dc bias voltages V ds and V gs are applied and monitored through the RC filter. Inductor L1 shorts dc signals at the source terminal to ground, establishes the reference potential for the dc bias voltage, and blocks the ac measurement signal from shorting to ground. The blocked ac measurement signal is transferred to H cur and H pot terminals through the bypass capacitors C9 and C10. Consequentially, the capacitance between the drain and source terminals are eliminated by bypass capacitors C1, C2, C9, and C10. Fig. 6 shows the circuit diagram for measuring the output capacitance C oss , which is the combined capacitance of C ds and C gd -the capacitances have different dc potentials at the gate and source terminals. Capacitors C1 and C2 block the dc bias voltage of V ds and transfer the ac measurement signal from terminals H cur and H pot . The dc bias voltages V ds and V gs are applied and monitored through the RC filter. L1 shorts dc signals to ground at the source terminal and establishes the reference potential for the dc bias voltage. It also blocks the ac measurement signal from shorting to ground and helps transfer it to terminals L cur and L pot . C6 blocks the dc bias voltage of V gs from the source and passes the ac measurement signal, which is then transferred to L cur and L pot terminals; L1 provides a high ac resistance to ground. C6 bypasses and eliminates the capacitance between the gate and source (C gs ).
F. C oss Measurement Circuit
The values of the blocking and bypass capacitances are selected to have sufficiently small impedance relative to the capacitance measurement or elimination ability in the device. Film-type capacitors are adopted because of their superior highfrequency performance, but high-voltage-blocking large capacitors tend to be bulky and have relatively large effective series inductance (ESL). Fig. 7 shows the frequency characteristics of the capacitance used for blocking high voltages as measured by an impedance analyzer (Agilent 4294A). The largest capacitance used in the measurement circuit has a self-resonant frequency around 300 kHz because of the capacitance and ESL, as shown in Fig. 7 . JEDEC [32] suggests that the measurement frequency be low enough to prevent the introduction of the error stemming from parasitic components, and frequencies below 2 MHz are preferred. Therefore, 100 kHz was selected as the measurement frequency.
III. MEASUREMENT OF C-V CHARACTERISTICS
This section certifies the measured capacitance using the developed capacitance measurement circuit, based on a reference capacitance set whose values are known a priori. The measured C-V characteristics of an example device are presented and their features discussed as associated with the device structure and composition.
A. Certification of the Measurement Circuit
The developed capacitance measurement circuit is connected to a HIOKI 3522 LCR meter to quantify the capacitance through measurement terminals H cur , H pot , L cur , and L pot . At the beginning of setting up the experiment, open-and short-circuit calibration of the measurement circuit is performed for LCR meter operation. Although the developed circuit applies a bias voltage between terminals, a dc short-circuit current flows through the bias voltage source. Therefore, a 0-V dc bias voltage is applied during circuit calibration.
Three capacitances Ca, Cb, and Cc, whose values are given in the margin of Table I and are similar to those of an actual semiconductor device, are used to validate the measurement circuit. The test capacitors are connected in delta to imitate the terminal capacitance of a power device, and six possible combinations of the terminal connection are tested for the five capacitance measurements. The measured values for the respective combinations of reference capacitance connections are given in Table I . The relative percentage error of the actual value is also given in parentheses. The compound capacitances C gs + C gd and C ds + C gd , which are, respectively, equivalent to C iss and C oss , are also shown in the table for comparison.
The measurement errors for C gd and C iss were confirmed as less than 1%-a low error. The error in measuring C gs tends to become large when C ds is larger than C gs . This can be attributed to measurement signal leakage in the blocking inductor L1 and bypass capacitor C7 (see Fig. 2 ). The opposite effects are found in the measurement of C ds . The error in C ds becomes large when C gs is larger than C ds . This is attributed to measurement signal leakage in blocking inductor L1 and bypass capacitor C6 (see Fig. 4) . Thus, the errors of compound capacitance C gs + C gd tend to become larger than directly measured C iss , except when C ds is small. The error in the measured C oss becomes large when C gd is larger than C ds . Leakage of the measurement signal through L1 in Fig. 6 cannot explain this phenomenon. Hence, this can be attributed to the residue of the measurement signal for the bypass capacitor C6 (see Fig. 6 ), i.e., the detection terminal for C ds is directly connected to the LCR meter through L cur and L pot terminals, but the detection terminal for C gd is indirectly connected to the LCR meter through C6. Therefore, the C oss measurement circuit is amenable to C gd value, and the errors of directly measured C oss tend to become larger than the compound capacitance C ds + C gd when C gd is small.
The extracted error falls within 5% using the measurement circuit parameters, as shown in Figs. 2-7 . This error can be reduced by increasing the value of the blocking and bypassing elements, but the accuracy given in Table I is sufficient to characterize the device because of the dispersion of the characteristics among devices.
B. Measured Results
The measured C-V characteristics are exemplified here by considering a planar gate IGBT with a 600-V-rated voltage (IRG4BC20S) as an example, and the relationship of the capacitance characteristics to the device structure is discussed. Fig. 8(a) illustrates the relationship of the measured C ge (= C gs ), C gc (= C gd ), and C ce (= C ds ) to the collector voltage with V ge = 0 V. C ge is larger than C ce and C gc because of the closely spaced gate and emitter electrodes at the surface of the device. It barely changes with the applied V ce , because V ce does not affect the expansion of the depletion region across the gate and emitter. Also, depletion in the drift layer depends on V ce . Therefore, C ce and C gc decrease with increase in V ce in accordance with the expansion of the depletion region. There are irregular capacitance changes around V ce = 10 V, which can be attributed to the transition of the expanding depletion region from the JFET region of the planar gate IGBT to the entire drift region. The decrease of the capacitance in C ce and C gc stops around V ce = 300 V, which indicates the termination of the depletion region expansion in the drift layer because of the punch-through structure of the device. Fig. 8(b) illustrates the directly measured C ies (= C iss ) and C oes (= C oss ) and the calculated C ies (= C ge + C gc ) and C oes (= C ce + C ge ) from the measured C ce , C ge , and C gc . The respective results coincide, validating the adequacy of the measured results. Fig. 8(d) compares the measured (C ies , C oes , C res ) and datasheet values. The datasheet provides capacitances up to V ge = 50 V and validates the measured capacitances. Fig. 8(c) shows C ge to V ce for different V ge . The accumulation of charge (holes) occurs at the device channel and results in a decrease in C c , as shown in Fig. 1(a) , when a gate voltage of V ge = −20 V is applied. Capacitance C ge becomes larger than the depleted condition of the channel by the time V ge = 0 V. This phenomenon is shown clearly in Fig. 9(a) , where C ge is measured to V ge and V ce is changed as the parameter. Capacitance C ge begins to decrease when V ge becomes higher than −6 V and it reaches a minimum around V ge = 3 V. This indicates the depletion of the accumulated charge (holes) at the channel with increase in gate voltage V ge . The inversion at the channel begins to occur with increasing gate voltages when V ge exceeds 3 V, and C ge increases to the threshold gate voltage. The threshold gate voltage of this device is 5 V, as shown in Fig. 10 , and the channel conducts for a higher gate voltage. Fig. 8(e) shows C ge (C res ) to V ce for different V ge . The accumulation phenomenon is also seen at the top of the JFET region in a planar device [around C gdj in Fig. 1(a) ], and C gc varies with V ge especially in the low V ce region (V ce < 10 V). It also shows that negative V ge reduces C gc . This phenomenon is clearly confirmed in Fig. 9(b) , where C gc is measured at V ge and V ce is the parameter being changed. The accumulation at the top of the JFET region tends to occur when voltages with different polarities are applied across that part, resulting in an increase in C gdj [see Fig. 1(c) ]. Then, C gc becomes large for low V ce within the −6 V < V ge < 3 V region.
The capacitance measurement is by no means restricted to merely determining the capacitance between terminals, but it can also clarify a wide variety of physical phenomenon occurring in the device.
IV. CONCLUSION
The capacitances between the terminals of a power device are important in understanding the dynamic behavior of the device, such as its switching operation. The device capacitances are not constant and change with the voltage applied between the terminals. Therefore, a C-V characterization system for gate-controlled power devices was developed in this study. Five measurement circuits were proposed to measure the three combinations of capacitances between the device terminals, and three combinations of device capacitance for circuit operation. The adequacy of the proposed measurement system was verified using a reference capacitance and the factor of error was discussed. The developed capacitance characterization system can measure capacitance from the blocking condition to the conducting condition while changing the gate bias voltage. The variation of the depletion and accumulation condition in the device was reflected in the device capacitance. The measured capacitance explained the device structure and the physical phenomenon occurring in the device. Prof. Hikihara is a member of the Institution of Engineering and Technology, London, U.K., the Institute of Electronics, Information and Communication Engineers of Japan, the Institute of Electrical Engineers of Japan, the American Physics Society, the Society for Industrial and Applied Mathematics, etc.
